ABSTRACT
INTRODUCTION
In recent years, with the development of VLSI technology, Integrated Circuits (IC) come into existence. More and more sophisticated systems are being implemented on Integrated Chips. Higher levels of integration and shrinking line widths have led to a generation of devices which are more sensitive to power dissipation and reliability problems [1] . These systems consume considerable amount of energy and power. Power consumption is becoming a critical concern in designing and testing field as compared to performance and area. This is due to two main factors viz. battery life in portable devices and operating frequency. The other factor is the heat dissipated due to large currents within the circuit, which must be removed by proper cooling techniques.
Power consumption mainly consists of static power and dynamic power. Static power is due to leakage current in the circuit when circuit is in static state i.e. not working, there is still a leakage current flowing in the Complementary Metal Oxide Semiconductor (CMOS) operating in sub threshold region. The leakage current is given by:
where Q=q v/kT , i s is reverse saturation current, V is diode voltage, q is electronic charge, k is Boltzman constant and T is temperature. The product of this leakage current with supply voltage gives the value of Static Power dissipation for circuit. If there are n numbers of devices in the circuit then sum of leakage current of all the devices is taken into consideration to give the average static power dissipation in the circuit as: P s = (leakage current * supply voltage)
Dynamic power is due to switching transient current and charging & discharging of load capacitance [2] . It depends on many factors like load capacitance, supply voltage and frequency of operation. Average dynamic power dissipation in circuit is given by:
The one important factor which also affects the dynamic power consumption is switching activity of nodes. Transition Density [1] which is average number of transitions per second at a circuit node is a measure of switching activity. Switching activity is defined as the rate of switching of the circuit from '0' to '1' and '1' to '0' while operating in the circuit. This switching is taken into consideration whenever bus power consumption is calculated. Generally switching activity occurs at node and difficult to evaluate, estimation model are given in [11] - [12] . Switching activity can be determined by calculating the number of bit transitions takes place during actual operation of logic in circuit. Gray Code [13] is the simplest technique used to reduce the number of transitions while various other techniques are also used like Bus Invert [14] . Switching activity also called as node transition rate can be slower than the clock rate. Hence a node transition factor or switching activity factor (α T ) must be introduced in (3), which is given by:
The maximum value of α T is 1, as the number of transitions cannot exceeds the total number of bits. For example in 8 bit data if the bit transitions of the new data are 2 from the previous data than α T =2/8=0.25. By introducing α T factor in the (3), the average dynamic power dissipation on bus is given by:
It is clear from above equation that by minimizing the switching activity, the average dynamic power consumption on bus can be reduced as it is directly proportional to α T . For some tests it is possible to bound the switching activity such that it would not exceed that possible during functional operation [9] . A lot of research work is going on to reduce dynamic power consumption on bus by reducing the switching activity [3] - [4] . Low power address generators are proposed in [5] [8], which mainly focus on reducing switching activity. Also research work is going on reducing power through charging and discharging of node capacitance [6] .
The paper is organized as follows. Section 2: outlines the need and designing part. Section 3: describes the implementation part. Section 4: shows the results and Section 5: draws the conclusion.
DESIGNING OF BIT TRANSITION COUNTER
Before designing Bit Transition Counter (BTC), first we decide the specifications of BTC or with what requirements it should be designed. As discussed earlier the switching activity plays important role in dynamic power consumption. Hence it is important to determine α T while going for low power design. Also switching takes place not only at one node of the circuit but at all nodes, make difficult to calculate all switching simultaneously. Switching activity at the nodes is responsible for bus power consumption. Dynamic Power consumption is not limited to designing part in VLSI, but also in testing part it is of great concern. A considerable amount of power is consumed while testing digital circuits. Hence low power testing is needed. The different solutions to reduce power consumption are while testing a digital circuit low switching test pattern generators are preferred. The low transition activity is preferred in Neural Networks [10] . Also for memory testing low switching address generators are preferred.
Considering all above points in considerations the BTC is designed which is capable of counting the number of bit transitions in the successive data. For example if data changes from "00111100" to "11111101" the bit transitions are 3 as transitions takes place at data(7), data (6) and data(0). The BTC counter should be capable of counting number of transitions at every transition between successive data.
The block diagram is shown in Fig. 1 . As shown the input is clock, reset, datain of 16-bit and output as dataout of 16bit. The datain is the input data at which the transition occurs, the output data is same as input data as it should not be changed. The datain and dataout can be changed to any number of bit widths as per requirements. The other outputs are one_transition and total_transition. The one_transition count the number of bit transitions between two successive data and then resets to zero value to indicate the next bit transition value between next two successive data. The total_transition counts the number of total transitions takes place while the circuit is operating. The output of total_transition can be obtained by adding the values of one_transition at every clock cycle, thus obtaining the total number of transitions during the circuit operation.
Figure1. Block diagram of Bit Transition Counter

IMPLEMENTATION OF BIT TRANSITION COUNTER
As described the BTC is designed so that it is capable of counting the number of bit transition between two successive data without affecting the actual data. So, it can be implemented at any section of the circuit or at any node of the circuit. As shown in Fig. 2 
EXPERIMENTAL RESULTS
The BTC is designed in VHDL and implemented on Cadence Design Tool Suite. The code is synthesized in rc tool and the various reports are generated such as power, area and Fanout & Net analysis as highlighted in Table 1 , 2 and 3. The simulation of the VHDL code is performed in ncsim tool and the waveforms are shown in Fig. 3 . As shown the datain is the input data from any source and the dataout is the output data which is same as the input data, but having value after one clock cycle. When the reset input is high the outputs one_transition and total_transition gets reset to 0 value. When reset input goes low then the one transition and total transition counts the value of number of transitions as the input changes. As in our case the input data is 0000 (hex) or "0000000000000000" initially and the next input is 0303 (hex) or "0000001100000011", hence the number of bit transitions are 4 which is same as the one_transition output value i.e. 04 (hex) and same as total_transition 04 (hex), the one_transition output get reset to 0. At next transition the input data is 0F03 (hex) or "0000111100000011", hence the number of bit transitions is 2 which is shown by the one_transition output and total_transition as 6 (4+2). The same procedure repeats till the circuit operates for clock cycles. The total_transition output will give the total number of transitions takes place in the circuit. As discussed earlier the BTC is implemented on the address generator in memory testing i.e. the binary counter and gray counter. The number of transitions and switching activity for 4-bit and 8-bit binary counter and gray counter is shown in Table 4 . It is clear that by using gray counter the switching activity gets reduced by almost 40-50%. While performing simulations it is observed that number of transitions with successive clock cycles gets reduced in gray counter, hence with more clock cycles the switching activity gets reduces by more factor. Also it is implemented on test pattern generators such as Internal LFSR, External LFSR, CA-90 and CA-150. The number of transitions and switching activity for the same is shown in Table 5 .
The initial seed pattern is taken as "1011001010110110" in all cases and then patterns are generated by giving clock, at every clock new pattern is generated according to the logic defined and the transitions between the bits takes place. Bits transitions are calculated by the bit transition counter, with the help of it the switching activity is calculated. The results are taken for 8, 16 and 32 clock cycles as highlighted in Table 5 . The results show that internal LFSR accounts for highest switching activity among 4. 
CONCLUSION
In this paper, we proposed the designing of BTC for determining the switching activity which is responsible for dynamic power consumption of bus in the circuit. BTC is successfully implemented on address generators of memory testing and test pattern generators for digital circuit testing. Our approach can be implemented at any node of the circuit which is also helpful in determining the dynamic power consumption and is directly related to node transition activity.
